Arthur Heymans uploaded patch set #3 to this change.

View Change

soc/intel/broadwell/acpi: Use the correct last PCI BUS

Use the correct last PCI BUS number. The MMCONF_BASE is 0xf000000 so
256 busses is most certainly wrong. The bootblock programs it to 64
busses, so the assumption is that the mrc.bin does not modify that.

Change-Id: Id8a8d10e069f2ab6dd5c87d2df462d00c6fad11e
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
---
M src/soc/intel/broadwell/Kconfig
M src/soc/intel/broadwell/acpi.c
2 files changed, 6 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/73/35873/3

To view, visit change 35873. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Id8a8d10e069f2ab6dd5c87d2df462d00c6fad11e
Gerrit-Change-Number: 35873
Gerrit-PatchSet: 3
Gerrit-Owner: Arthur Heymans <arthur@aheymans.xyz>
Gerrit-Reviewer: Arthur Heymans <arthur@aheymans.xyz>
Gerrit-Reviewer: Patrick Rudolph <siro@das-labor.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-MessageType: newpatchset