Attention is currently required from: Paul Menzel.
View Change
1 comment:
Commit Message:
Patch Set #1, Line 11:
Tested how?
Tested on a modified config of mb/asus/p8z77-series, setting SDCDID on PECR3 for a root port (Intel 7 Series / C216 Chipset Family PCH Datasheet ยง20.1.53). PCI bridge initialisation confirmed via cbmem log.
Would you prefer I add this info to the commit message?
To view, visit change 41015. To unsubscribe, or for help writing mail filters, visit settings.
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I22cdbcf518d86af7b93de7731d175088a81bbc1f
Gerrit-Change-Number: 41015
Gerrit-PatchSet: 2
Gerrit-Owner: James <jye836@gmail.com>
Gerrit-Reviewer: Nico Huber <nico.h@gmx.de>
Gerrit-Reviewer: Patrick Rudolph <siro@das-labor.org>
Gerrit-Reviewer: Paul Menzel <paulepanter@mailbox.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-Attention: Paul Menzel <paulepanter@mailbox.org>
Gerrit-Comment-Date: Sat, 05 Jun 2021 09:13:51 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Paul Menzel <paulepanter@mailbox.org>
Gerrit-MessageType: comment