Jonathan Zhang uploaded patch set #3 to this change.

View Change

vendorcode/intel/fsp/fsp2_0/CPX-SP: update to ww32 release and adapt soc

Intel CPX-SP ww32 release has a number of bug fixes:
a. It fixed the issue related to some PCIe ports being hidden. This
affected DeltaLake config A, made the onboard PCIe NIC device not
working. ww32 release added two UDP parameters: PEXPHIDE, HidePEXPMenu.
b. It fixed the regression related to MRC cache.
c. It fixed the issue related to vt-d support, and added X2apic UPD
paramter. A separate PR will be submitted to enable vt-d in coreboot.
d. It fixed the issue related to enabling thermal device with PCI
or ACPI mode. A separate PR will be submitted to enable it in coreboot.

There is a change in IIO UDS Hob.

TESTED=booted YV3 config A, and rebooted it. Access the target OS
remotely.

Signed-off-by: Jonathan Zhang <jonzhang@fb.com>
Change-Id: Iaffcb9d635f185f9dd6d6fbe4457549984a993a9
---
M src/soc/intel/xeon_sp/cpx/romstage.c
M src/vendorcode/intel/fsp/fsp2_0/cooperlake_sp/FspmUpd.h
M src/vendorcode/intel/fsp/fsp2_0/cooperlake_sp/hob_iiouds.h
3 files changed, 61 insertions(+), 32 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/57/44257/3

To view, visit change 44257. To unsubscribe, or for help writing mail filters, visit settings.