<div dir="ltr">Hi Cameron,<div><br></div><div>I am unfortunately not able to help you, since I myself am still new to coreboot (and to BIOS development in general).</div><div><br></div><div>However, I have also tried to produce a bootable image with the outdated Intel provided release of coreboot and U-Boot for Leafhill. The image does run, but U-Boot cannot start the USB controller, so I cannot load an OS (Yocto, in this case) via USB. When I run the U-Boot "usb start" command, it says "No controllers found". </div><div><br></div><div>When you ran the Intel-provided version (stitched with the Windows tool), did you experience any similar problems with the USB controller in U-Boot? If so, did you manage to solve it?</div><div><br></div><div>I am not sure where to start debugging this problem! I tried to build U-Boot myself and changed the U-Boot configuration to include USB controllers (which is disabled in the config provided by the Intel patch), but this produced a lot of "redeclaration of symbols" warnings and made no difference to what I see in run-time. (Modified config attached).</div><div><br></div><div>Like Peter said earlier... "<span style="font-size:12.8px">Firmware development is lots of fun! :)"</span></div><div><br></div><div>Best regards,</div><div>Tahnia</div><div><br></div><div><br></div><div><br></div></div><div class="gmail_extra"><br><div class="gmail_quote">On Wed, Sep 27, 2017 at 2:01 PM, Cameron Craig <span dir="ltr"><<a href="mailto:Cameron.Craig@exterity.com" target="_blank">Cameron.Craig@exterity.com</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
<div lang="EN-GB" link="blue" vlink="purple">
<p class="m_-6435740017701922159ImprintUniqueID"></p>
<div class="m_-6435740017701922159WordSection1">
<p class="MsoNormal">Hi All,<u></u><u></u></p>
<p class="MsoNormal"><u></u> <u></u></p>
<p class="MsoNormal">I’m currently trying to get coreboot working on an Intel Leaf Hill development board, we are using U-Boot as a payload.<u></u><u></u></p>
<p class="MsoNormal"><u></u> <u></u></p>
<p class="MsoNormal">I have managed to create a bootable image using an out of date copy of coreboot and U-Boot, provided by Intel under NDA.<u></u><u></u></p>
<p class="MsoNormal">The stitching process used to generate the image is a little ugly: a set of Windows tools are provided (or pointed at) by Intel to stitch the various blobs together to create an 8MB image.<u></u><u></u></p>
<p class="MsoNormal">We would like to move away from this process. Using the cbfs tool it looks like we are getting a legacy image composed entirely of a single CBFS.<u></u><u></u></p>
<p class="MsoNormal"><u></u> <u></u></p>
<p class="MsoNormal">However, as far as I understand, the latest coreboot release (v4.6) should be capable of producing a 16MB working image without the use of external tools.<u></u><u></u></p>
<p class="MsoNormal">This is of course dependent on the provision of the correct binary blobs such as the FSP, flash descriptor and IFWI.<u></u><u></u></p>
<p class="MsoNormal">I have attached the descriptor of the IFWI image being used.<u></u><u></u></p>
<p class="MsoNormal"> <u></u><u></u></p>
<p class="MsoNormal">This is the process I have followed in order to generate a coreboot image:<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph"><u></u><span>1.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>Clone coreboot (v4.6)<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph"><u></u><span>2.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>Obtain Apollo Lake FSP from Intel (<a href="https://github.com/IntelFSP/FSP" target="_blank">https://github.com/IntelFSP/<wbr>FSP</a>)<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph"><u></u><span>3.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>Split FSP into its constituent parts (<a href="https://raw.githubusercontent.com/tianocore/edk2/master/IntelFsp2Pkg/Tools/SplitFspBin.py" target="_blank">https://raw.<wbr>githubusercontent.com/<wbr>tianocore/edk2/master/<wbr>IntelFsp2Pkg/Tools/<wbr>SplitFspBin.py</a>)<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph"><u></u><span>4.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>Extract Flash Descriptor from an existing Leaf Hill UEFI image (./ifdtool --extract leaf_hill_ref_board_uefi.bin)<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph"><u></u><span>5.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>Obtain IFWI image from Intel (Apollo Lake Technical Library)<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph"><u></u><span>6.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>make menuconfig (config file is attached)<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:72.0pt">
<u></u><span>a.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>Mainboard<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr> <wbr>
</span>i.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>Mainboard vendor (Intel)<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr>
</span>ii.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>Mainboard model (Leafhill)<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr>
</span>iii.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>[*] Use IFWI Stitching<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr>
</span>iv.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>(IFWI) section in .fmd file to place IFWI blob<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr>
</span>v.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>(IFWI_SPI.bin) Path to image coming from FIT Tool<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr>
</span>vi.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>(descriptor.bin) path to descriptor.bin<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr>
</span>vii.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>(Fsp_M.fd) path to FSP-M.Fv blob<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr>
</span>viii.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>(Fsp_S.fd) path to FSP-S.Fv<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:72.0pt">
<u></u><span>b.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>Payload<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr> <wbr>
</span>i.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>Add a payload (U-Boot (Experimental))<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr>
</span>ii.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>U-Boot version (v2016.1)<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:108.0pt">
<u></u><span><span style="font:7.0pt "Times New Roman""> <wbr>
</span>iii.<span style="font:7.0pt "Times New Roman""> </span></span><u></u>(coreboot-x86_defconfig) U-Boot config file<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph" style="margin-left:72.0pt">
<u></u><span>c.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>The rest are at Leaf Hill defaults.<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph"><u></u><span>7.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>make<u></u><u></u></p>
<p class="m_-6435740017701922159MsoListParagraph"><u></u><span>8.<span style="font:7.0pt "Times New Roman"">
</span></span><u></u>Flash image to Leaf Hill SPI flash<u></u><u></u></p>
<p class="MsoNormal"><u></u> <u></u></p>
<p class="MsoNormal">As far as I can tell, this process should produce a working image.<u></u><u></u></p>
<p class="MsoNormal">However it does not. My most recent attempt has managed to blink the PWR_OK LED, suggesting the PMIC/PMC is working, but no serial messages.<u></u><u></u></p>
<p class="MsoNormal">Other than that, I currently have no working theories as to what the root cause is
<span style="font-family:Wingdings">L</span><u></u><u></u></p>
<p class="MsoNormal"><u></u> <u></u></p>
<p class="MsoNormal">Is there anything obviously wrong with this process?<u></u><u></u></p>
<p class="MsoNormal">Are there any bugs that I should be aware of relating to coreboot on an Apollo Lake platform?<u></u><u></u></p>
<p class="MsoNormal">I haven’t found a lot of documentation online to describe the exact configuration and blob usage, are there any relevant sources of documentation you could point me towards?<u></u><u></u></p>
<p class="MsoNormal"><u></u> <u></u></p>
<p class="MsoNormal">Any help to answer the above, or any other advice would be greatly appreciated.<u></u><u></u></p>
<p class="MsoNormal"><u></u> <u></u></p>
<p class="MsoNormal">Cheers,<u></u><u></u></p>
<p class="MsoNormal">Cameron<u></u><u></u></p>
</div>
<p></p>
<p class="m_-6435740017701922159ImprintUniqueID"> </p>
<p class="m_-6435740017701922159ImprintUniqueID"><font style="font-family:Arial;font-size:12pt;color:#005cab;font-weight:bold">Cameron Craig</font><font color="#005cab" face="Arial"> |
</font><font style="font-family:Arial;font-size:12pt;color:#005cab">Graduate Software Engineer</font><font color="#005cab" face="Arial"> |
</font><font style="font-family:Arial;font-size:12pt;color:#005cab;font-weight:bold">Exterity Limited</font><br>
<font color="#005cab" size="2" face="Arial">tel: </font><font style="font-family:Arial;font-size:10pt;color:#005cab;font-weight:normal"><a href="tel:+44%201383%20828250" value="+441383828250" target="_blank">+44 1383 828 250</a></font><font color="#005cab" size="2" face="Arial"> | fax:
</font><font color="#005cab" size="2" face="Arial"> </font> <font style="font-family:Arial;font-size:10pt;color:#005cab"></font> <br>
<font color="#005cab" size="2" face="Arial">e: </font><font style="font-family:Arial;font-size:10pt;color:#005cab"><a href="mailto:Cameron.Craig@exterity.com" target="_blank">Cameron.Craig@exterity.com</a></font><font color="#005cab" size="2" face="Arial"> | w:
</font><font style="font-family:Arial;font-size:10pt;color:#005cab"><a href="http://www.exterity.com" target="_blank">www.exterity.com</a></font> <font style="font-family:Arial;font-size:10pt;color:#005cab"></font> <br>
<font style="font-family:Arial;font-size:8pt;color:#005cab"></font><br>
<a href="http://www.exterity.com" target="_blank"><img width="620" height="117" style="border:0px Solid" src="cid:image2640ac.PNG@354fb716.4f862c23"></a> <br>
<font style="font-family:Arial;font-size:8pt;color:#005cab">
</font></p><table cellpadding="0" cellspacing="0" style="font-family:Arial;color:#005cab;text-align:left;vertical-align:top" class="m_-643574001770192215996aa47ee-80f2-40ec-ba49-1ba9a698a988Table">
<tbody>
<tr style="text-align:left;vertical-align:top">
<td align="Center" style="padding-right:5px"><font style="font-family:Arial;color:#005cab"><font style="font-family:Arial;color:#005cab"><a href="http://www.exterity.com/iso9001" target="_blank"><img width="195" height="95" style="border:0px Solid" src="cid:image861201.JPG@90bde3e3.4f8c6cd2" title="Bebo" alt="ISO9001"></a></font></font></td>
<td align="Center" style="padding-right:5px"><font style="font-family:Arial;color:#005cab"><font style="font-family:Arial;color:#005cab"><a href="http://www.linkedin.com/company/exterity" target="_blank"><img width="64" height="62" style="border:0px Solid" src="cid:imagee0240f.PNG@635a4447.498a4a90" title="LinkedIn" alt="LinkedIn"></a></font></font></td>
<td align="Center" style="padding-right:5px"><font style="font-family:Arial;color:#005cab"><font style="font-family:Arial;color:#005cab"><a href="http://www.twitter.com/exterity" target="_blank"><img width="73" height="62" style="border:0px Solid" src="cid:image85dd0e.PNG@51ad85eb.40ad6fa8" title="Twitter" alt="Twitter"></a></font></font></td>
<td align="Center" style="padding-right:5px"><font style="font-family:Arial;color:#005cab"><font style="font-family:Arial;color:#005cab"><a href="http://www.youtube.com/user/exterityiptv" target="_blank"><img width="68" height="62" style="border:0px Solid" src="cid:image1442cf.PNG@25613d24.40ad7e04" title="YouTube" alt="YouTube"></a></font></font></td>
</tr>
</tbody>
</table><font style="font-family:Arial;font-size:8pt;color:#005cab">
</font><br>
<font face="Arial"><font size="1"><font color="#005cab"><font style="font-family:Arial;font-size:8pt;color:#005cab">Exterity is a leading provider of IP Video and Digital Signage solutions that helps organizations to harness the power of video to communicate,
educate and entertain. Our end-to-end solutions enable you to take TV and video content directly from any source and manage its delivery, live or on demand, to any connected device via your existing network. For more information or to schedule a product demonstration,
contact Exterity on <a href="tel:+44%201383%20828250" value="+441383828250" target="_blank">+44(0)1383 828 250</a> or visit <a href="http://www.exterity.com" target="_blank">www.exterity.com</a><br>
<br>
Legal Notice<br>
Unless expressly stated otherwise, this message is confidential and may be privileged. It is intended for the addressee(s) only. Access to this e-mail by anyone else is unauthorized. If you are not an addressee, any disclosure or copying of the contents of
this e-mail or any action taken (or not taken) in reliance on it is unauthorized and may be unlawful. If you are not an addressee, please inform the sender immediately.<br>
<br>
Exterity Limited is registered in Scotland under No. 225313 with its registered office at St Davids House, St Davids Drive, Dalgety Bay, KY11 9NB</font><br>
</font></font></font><p></p>
<br clear="both">
______________________________<wbr>______________________________<wbr>__________<br>
This email has been scanned by the Symantec Email Security.cloud service.<br>
For more information please visit <a href="http://www.symanteccloud.com" target="_blank">http://www.symanteccloud.com</a><br>
______________________________<wbr>______________________________<wbr>__________<br>
</div>
<br>--<br>
coreboot mailing list: <a href="mailto:coreboot@coreboot.org">coreboot@coreboot.org</a><br>
<a href="https://mail.coreboot.org/mailman/listinfo/coreboot" rel="noreferrer" target="_blank">https://mail.coreboot.org/<wbr>mailman/listinfo/coreboot</a><br></blockquote></div><br></div>