[LinuxBIOS] [PATCH] Re: m57sli-s4 and i2c
Ward Vandewege
ward at gnu.org
Fri Apr 27 23:08:50 CEST 2007
Hi all,
So, here's a patch to enable fan control on the it8716f superio, as used in
the gigabyte m57sli-s4 board. Patch attached.
This allows fan control by loading the it87 module (or compiling it87 support
in your kernel), for instance via the /sys/ interface:
cat /sys/bus/i2c/devices/9191-0290/pwm1
128 -> fan running at half speed
echo 255 > /sys/bus/i2c/devices/9191-0290/pwm1
-> fan goes to full speed
Be careful; there are no safeguards against turning the fans *off*...
This works great for me, but I'm not 100% sure about the pnp_dev_info
structure values, see my other e-mail.
Thanks,
Ward.
--
Ward Vandewege <ward at fsf.org>
Free Software Foundation - Senior System Administrator
-------------- next part --------------
Add fan control support.
Signed-off-by: Ward Vandewege <ward at gnu.org>
Index: src/superio/ite/it8716f/superio.c
===================================================================
--- src/superio/ite/it8716f/superio.c (revision 2618)
+++ src/superio/ite/it8716f/superio.c (working copy)
@@ -23,6 +23,7 @@
#include <device/device.h>
#include <device/pnp.h>
+#include <console/console.h>
#include <uart8250.h>
#include <pc80/keyboard.h>
#include "chip.h"
@@ -49,6 +50,31 @@
pnp_write_config(dev, 0x02, 0x02);
}
+static void pnp_write_index(unsigned long port_base, uint8_t reg, uint8_t value)
+{
+ outb(reg, port_base);
+ outb(value, port_base + 1);
+}
+
+static uint8_t pnp_read_index(unsigned long port_base, uint8_t reg)
+{
+ outb(reg, port_base);
+ return inb(port_base + 1);
+}
+
+static void init_ec(unsigned long base)
+{
+ uint8_t value;
+
+ // Read out current value of FAN_CTL Control register (0x14)
+ value = pnp_read_index(base, 0x14);
+ printk_debug("FAN_CTL: reg = 0x%04x, read value = 0x%02x\r\n",base + 0x14, value);
+
+ // Set FAN_CTL Control register (0x14) polarity to High, and activate fans 1, 2 and 3
+ pnp_write_index(base, 0x14, value | 0x87);
+ printk_debug("FAN_CTL: reg = 0x%04x, writing value = 0x%02x\r\n",base + 0x14, value | 0x87);
+}
+
static void it8716f_init(device_t dev)
{
struct superio_ite_it8716f_config *conf;
@@ -60,7 +86,7 @@
conf = dev->chip_info;
- /* TODO: FDC, PP, EC, KBCM, MIDI, GAME, IR. */
+ /* TODO: FDC, PP, KBCM, MIDI, GAME, IR. */
switch (dev->path.u.pnp.device) {
case IT8716F_SP1:
res0 = find_resource(dev, PNP_IDX_IO0);
@@ -70,6 +96,11 @@
res0 = find_resource(dev, PNP_IDX_IO0);
init_uart8250(res0->base, &conf->com2);
break;
+ case IT8716F_EC:
+ res0 = find_resource(dev, PNP_IDX_IO0);
+#define EC_INDEX_PORT 5
+ init_ec(res0->base + EC_INDEX_PORT);
+ break;
case IT8716F_KBCK:
res0 = find_resource(dev, PNP_IDX_IO0);
res1 = find_resource(dev, PNP_IDX_IO1);
@@ -113,7 +144,7 @@
{ &ops, IT8716F_SP1, PNP_IO0 | PNP_IRQ0, { 0x7f8, 0 }, },
{ &ops, IT8716F_SP2, PNP_IO0 | PNP_IRQ0, { 0x7f8, 0 }, },
{ &ops, IT8716F_PP, PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, { 0x07f8, 0}, },
- { &ops, IT8716F_EC, },
+ { &ops, IT8716F_EC, PNP_IO0 | PNP_IO1 | PNP_IRQ0, { 0x7f8, 0 }, { 0x7f8, 0x4}, },
{ &ops, IT8716F_KBCK, PNP_IO0 | PNP_IO1 | PNP_IRQ0, { 0x7ff, 0 }, { 0x7ff, 0x4}, },
{ &ops, IT8716F_KBCM, PNP_IRQ0, },
// No 7 { 0,},
More information about the coreboot
mailing list