<p>Mario Scheithauer has uploaded this change for <strong>review</strong>.</p><p><a href="https://review.coreboot.org/29318">View Change</a></p><pre style="font-family: monospace,monospace; white-space: pre-wrap;">siemens/mc_apl2: Adjust GPIO settings for mc_apl2<br><br>This mainboard variant requires GPIO adaptations to match the hardware.<br><br>Change-Id: I16387358d6c6fa15efd16f7ba7f6b89740477e9d<br>Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com><br>---<br>M src/mainboard/siemens/mc_apl1/variants/mc_apl2/Makefile.inc<br>A src/mainboard/siemens/mc_apl1/variants/mc_apl2/gpio.c<br>2 files changed, 669 insertions(+), 0 deletions(-)<br><br></pre><pre style="font-family: monospace,monospace; white-space: pre-wrap;">git pull ssh://review.coreboot.org:29418/coreboot refs/changes/18/29318/1</pre><pre style="font-family: monospace,monospace; white-space: pre-wrap;"><span>diff --git a/src/mainboard/siemens/mc_apl1/variants/mc_apl2/Makefile.inc b/src/mainboard/siemens/mc_apl1/variants/mc_apl2/Makefile.inc</span><br><span>index f3c87b2..a6b80e0 100644</span><br><span>--- a/src/mainboard/siemens/mc_apl1/variants/mc_apl2/Makefile.inc</span><br><span>+++ b/src/mainboard/siemens/mc_apl1/variants/mc_apl2/Makefile.inc</span><br><span>@@ -1 +1,4 @@</span><br><span style="color: hsl(120, 100%, 40%);">+romstage-y += gpio.c</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ramstage-y += gpio.c</span><br><span> ramstage-y += mainboard.c</span><br><span>diff --git a/src/mainboard/siemens/mc_apl1/variants/mc_apl2/gpio.c b/src/mainboard/siemens/mc_apl1/variants/mc_apl2/gpio.c</span><br><span>new file mode 100644</span><br><span>index 0000000..f086341</span><br><span>--- /dev/null</span><br><span>+++ b/src/mainboard/siemens/mc_apl1/variants/mc_apl2/gpio.c</span><br><span>@@ -0,0 +1,666 @@</span><br><span style="color: hsl(120, 100%, 40%);">+/*</span><br><span style="color: hsl(120, 100%, 40%);">+ * This file is part of the coreboot project.</span><br><span style="color: hsl(120, 100%, 40%);">+ *</span><br><span style="color: hsl(120, 100%, 40%);">+ * Copyright 2016 Google Inc.</span><br><span style="color: hsl(120, 100%, 40%);">+ * Copyright (C) 2017-2018 Siemens AG</span><br><span style="color: hsl(120, 100%, 40%);">+ *</span><br><span style="color: hsl(120, 100%, 40%);">+ * This program is free software; you can redistribute it and/or modify</span><br><span style="color: hsl(120, 100%, 40%);">+ * it under the terms of the GNU General Public License as published by</span><br><span style="color: hsl(120, 100%, 40%);">+ * the Free Software Foundation; version 2 of the License.</span><br><span style="color: hsl(120, 100%, 40%);">+ *</span><br><span style="color: hsl(120, 100%, 40%);">+ * This program is distributed in the hope that it will be useful,</span><br><span style="color: hsl(120, 100%, 40%);">+ * but WITHOUT ANY WARRANTY; without even the implied warranty of</span><br><span style="color: hsl(120, 100%, 40%);">+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the</span><br><span style="color: hsl(120, 100%, 40%);">+ * GNU General Public License for more details.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+#include <commonlib/helpers.h></span><br><span style="color: hsl(120, 100%, 40%);">+#include <baseboard/variants.h></span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+/*</span><br><span style="color: hsl(120, 100%, 40%);">+ * Pad configuration in ramstage. The order largely follows the 'GPIO Muxing'</span><br><span style="color: hsl(120, 100%, 40%);">+ * table found in EDS vol 1, but some pins aren't grouped functionally in</span><br><span style="color: hsl(120, 100%, 40%);">+ * the table so those were moved for more logical grouping.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+static const struct pad_config gpio_table[] = {</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Southwest Community */</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EXT_WAKE0_1V8# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_205, UP_20K, DEEP, NF1, MASK),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EXT_WAKE1_1V8# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_206, UP_20K, DEEP, NF1, MASK),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LAN_WAKE_1V8# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_207, UP_20K, DEEP, NF1, MASK),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PCIE_WAKE3_1V8# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_208, UP_20K, DEEP, NF1, MASK),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_CLK */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_156, DN_20K, DEEP, NF1, Tx0RxDCRx0),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_D0 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_157, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_D1 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_158, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_D2 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_159, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_D3 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_160, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_D4 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_161, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_D5 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_162, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_D6 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_163, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_D7 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_164, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_CMD */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_165, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_RCLK */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_182, DN_20K, DEEP, NF1, HIZCRx0),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SDIO -- not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_166, DN_20K, DEEP, NF1, Tx0RxDCRx0),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_167, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_168, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_169, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_170, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_171, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SDCARD_CLK */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_172, DN_20K, DEEP, NF1, HIZCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SDCARD_D0 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_173, UP_20K, DEEP, NF1, HIZCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SDCARD_D1 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_174, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SDCARD_D2 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_175, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SDCARD_D3 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_176, UP_20K, DEEP, NF1, HIZCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SDCARD_CD_1V8# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_177, NONE, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SDCARD_CMD */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_178, UP_20K, DEEP, NF1, HIZCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_179, DN_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SDCARD_WP_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_186, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SD_PWR_EN_1V8 - Always enabled SDCard. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_183, 0, DEEP, UP_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* West Community */</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_PM_DATA_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_124, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_PM_CLK_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_125, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_CAM0_DATA_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_126, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_CAM0_CLK_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_127, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_CAM1_DATA_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_128, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_CAM1_CLK_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_129, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_GP_DATA_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_130, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_GP_CLK_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_131, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_LCD_DATA_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_132, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2C_LCD_CLK_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE(GPIO_133, UP_1K, DEEP, NF1, Tx1RxDCRx1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_134, NONE, DEEP, Tx0RxDCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_135, NONE, DEEP, Tx0RxDCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* GPIO_PWRBTN# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_SCI_IOS(GPIO_136, UP_20K, DEEP, EDGE_SINGLE, INVERT,</span><br><span style="color: hsl(120, 100%, 40%);">+ TxDRxE, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* HDA_BCLK_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_146, DN_20K, DEEP, NF3, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* HDA_WS_SYNC_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_147, DN_20K, DEEP, NF3, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* HDA_SDI_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_148, DN_20K, DEEP, NF3, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* HDA_SDO_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_149, DN_20K, DEEP, NF3, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_150, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_151, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_152, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_153, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_154, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_155, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PCIE_CLKREQ[0:3]_N */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_209, UP_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_210, UP_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_211, UP_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_212, UP_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* OSC_CLK_OUT_[0:4] -- not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(OSC_CLK_OUT_0, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(OSC_CLK_OUT_1, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(OSC_CLK_OUT_2, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(OSC_CLK_OUT_3, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(OSC_CLK_OUT_4, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PM_CHARGER_PRSNT */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_AC_PRESENT, DN_20K, DEEP, NF1, MASK,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PM_BATLOW# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_BATLOW_B, UP_20K, DEEP, NF1, MASK,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PMU_PLTRST# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_PLTRST_B, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PMU_PWRBTN# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_PWRBTN_B, UP_20K, DEEP, NF1, MASK,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SYS_RESET# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_RESETBUTTON_B, NONE, DEEP, NF1, MASK,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PMU_SLP_S0# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_SLP_S0_B, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PMU_SLP_S3# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_SLP_S3_B, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PMU_SLP_S4# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_SLP_S4_B, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CLK_32K_SUS */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_SUSCLK, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_PWR_EN# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMU_WAKE_B, DN_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SUS_STAT# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(SUS_STAT_B, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SUSPWRDNACK */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(SUSPWRDNACK, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Northwest Community */</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* DDI0_DDC_DATA_1V8 - I2C Data for HDMI - Connected to a MUX SEL IC to</span><br><span style="color: hsl(120, 100%, 40%);">+ * choose between DDI0_AUXP (Port 0: Display Port Auxiliary Channel for</span><br><span style="color: hsl(120, 100%, 40%);">+ * DP/HDMI) controlled by resistor stuffing options.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_187, UP_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* DDI0_DDC_CLK_1V8 - I2C Clock for HDMI - Connected to a MUX SEL IC</span><br><span style="color: hsl(120, 100%, 40%);">+ * to choose between DDI0_AUXN controlled by resistor stuffing options.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_188, UP_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* DDI1_DDC_DATA_1V8 - I2C Data for HDMI - Connected to a MUX SEL IC to</span><br><span style="color: hsl(120, 100%, 40%);">+ * choose between DDI1_AUXN.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_189, UP_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* DDI1_DDC_CLK_1V8 - I2C Clock for HDMI - Connected to a MUX SEL IC</span><br><span style="color: hsl(120, 100%, 40%);">+ * to choose between DDI1_AUXP.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_190, UP_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_191, DN_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_192, DN_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_193, DN_20K, DEEP, NF1, Tx0RxDCRx0,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_194, DN_20K, DEEP, NF1, Tx0RxDCRx0,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_195, DN_20K, DEEP, NF1, Tx0RxDCRx0,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EDP_VDD_EN_1V8 (DNI) - Alternative stuffing option for</span><br><span style="color: hsl(120, 100%, 40%);">+ * PTN3460 LVDS_VDD_EN.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_196, 1, DEEP, UP_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EDP_BKLT_EN_1V8 (DNI) - Alternative stuffing option for</span><br><span style="color: hsl(120, 100%, 40%);">+ * PTN3460 LVDS_BKLT_EN</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_197, 1, DEEP, UP_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EDP_BKLT_CTRL_1V8 - Alternative stuffing option for</span><br><span style="color: hsl(120, 100%, 40%);">+ * PTN3460 LVDS_BKLT_CTRL</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_198, 1, DEEP, UP_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* DDI1_HPD# - Connect to DP1_HPD Hot plug detection signal of SMARC</span><br><span style="color: hsl(120, 100%, 40%);">+ * Connector.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_199, UP_20K, DEEP, NF2),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* DDI0_HPD# - Connect to DP0_HPD Hot plug detection signal of SMARC</span><br><span style="color: hsl(120, 100%, 40%);">+ * Connector.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_200, UP_20K, DEEP, NF2),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_201, DN_20K, DEEP, NF1, Tx0RxDCRx0,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_202, DN_20K, DEEP, NF1, Tx0RxDCRx0,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* USB2_OC0_1V8# - Connected to (USB0_OC#:MUX_SEL[USB2_OTG_0/USB2_6]),</span><br><span style="color: hsl(120, 100%, 40%);">+ * (USB1_OC#:USB1), (USB2_OC#:USB2)</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_203, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* USB2_OC1_1V8# - Connected to (USB3_OC#:USB3), (USB4_OC#:USB4),</span><br><span style="color: hsl(120, 100%, 40%);">+ * (USB5_OC#:USB5). NOTE: USB2_7_WIBU do not have OC.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_204, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMC_SPI_FS0, UP_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EDP_HPD# - from HPDRX pin of PTN3460 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMC_SPI_FS1, UP_20K, DEEP, NF2, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMC_SPI_FS2, UP_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMC_SPI_RXD, DN_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMC_SPI_TXD, DN_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMC_SPI_CLK, DN_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(PMIC_PWRGOOD, 1, DEEP, UP_1K),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_214, 1, DEEP, DN_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_215, 1, DEEP, DN_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* THERMTRIP_1V8# - Connected to CPLD */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PMIC_THERMTRIP_B, UP_20K, DEEP, NF1,</span><br><span style="color: hsl(120, 100%, 40%);">+ TxLASTRxE, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PROCHOT_CPU# - Connected to CPLD */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(PROCHOT_B, UP_20K, DEEP, NF1, HIZCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(PMIC_I2C_SCL, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(PMIC_I2C_SDA, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2S_MCLK - Connected to SMARC Connector I2S0_CLK - Digital audio</span><br><span style="color: hsl(120, 100%, 40%);">+ * clock</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_74, DN_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2S_BCLK - Connected to SMARC Connector I2S0_LRCK - Left & Right</span><br><span style="color: hsl(120, 100%, 40%);">+ * audio synchronization clock</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_75, DN_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_76, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2S_SDI - Connected to SMARC Connector I2S0_SDI - Digital audio</span><br><span style="color: hsl(120, 100%, 40%);">+ * Input</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_77, DN_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* I2S_SD0 & STRAP_GPIO_78 (int. PU) - Connected to SMARC Connector</span><br><span style="color: hsl(120, 100%, 40%);">+ * I2S0_SDO - Digital audio Output</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_78, DN_20K, DEEP, NF1),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_79, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_80, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_81, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_82 (int. PD) */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_82, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_83, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* HDA_RST_1V8# - MUX SEL with CPLD pin and then goto GPIO4/HDA_RST#</span><br><span style="color: hsl(120, 100%, 40%);">+ * pin of SMARC connector</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_84, UP_20K, DEEP, NF2),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_85, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_86, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_87, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_88 (int. PU) */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_88, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_89, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_90, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_91, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_92 (int. PD) */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_92, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CS0 for BIOS SPI. Connected to CPLD. CPLD then MUX SEL to either SPI</span><br><span style="color: hsl(120, 100%, 40%);">+ * FLASH CHIP on module (SPI_CS_MODULE_1V8#) or to the carrier board</span><br><span style="color: hsl(120, 100%, 40%);">+ * SPI FLASH Chip (SPI_CS_EXT_1V8#).</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_97, NATIVE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CS1 for BIOS SPI. Connected to CPLD. Not used, because we use 1x16MB</span><br><span style="color: hsl(120, 100%, 40%);">+ * Flash and not 2x8MB Flash.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_98, NATIVE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* FST_SPI_MISO_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_99, NATIVE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* FST_SPI_MOSI_1V8. Support dual mode. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_100, NATIVE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* FST_SPI_IO2. Not support quad mode, external pulled-up. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_101, NATIVE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* FST_SPI_IO3. Not support quad mode, external pulled-up. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_102, NATIVE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* FST_SPI_CLK_1V8. Goes to both module SPI chip and carrier board. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_103, NATIVE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* FST_SPI_CLK_FB */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(FST_SPI_CLK_FB, NONE, DEEP, NF1, MASK,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SIO_SPI_CLK_1V8 - Connected to ESPI_CK of SMARC connector. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_104, DN_20K, DEEP, NF1, HIZCRx0, ENPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SIO_SPI_FS0_1V8 - Connected to ESPI_CS0# of SMARC connector. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_105, DN_20K, DEEP, NF1, HIZCRx0, ENPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SIO_SPI_FS1_1V8 - Connected to ESPI_CS1# of SMARC connector. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_106, UP_20K, DEEP, NF1, HIZCRx0, ENPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SIO_SPI_MISO_1V8 - Connected to ESPI_IO_0 of SMARC connector. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_109, DN_20K, DEEP, NF1, HIZCRx0, ENPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SIO_SPI_MOSI_1V8 - Connected to ESPI_IO_1 of SMARC connector. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_110, DN_20K, DEEP, NF1, HIZCRx0, ENPD),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_111 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_111, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_112 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_112, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_113 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_113, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_116, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_117 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_117, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_118 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_118, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_119 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_119, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_120 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_120, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_121 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_121, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_122, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_123 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_123, UP_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* North Community */</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Debug tracing. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_5, DN_20K, DEEP, NF1, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_6, DN_20K, DEEP, NF1, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_7, DN_20K, DEEP, NF1, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_8, DN_20K, DEEP, NF1, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* OTG_SEL_1V8 - Connected to a USB MUX to select between USB2_DP0 (OTG)</span><br><span style="color: hsl(120, 100%, 40%);">+ * and USB2_DP6. 1:OTG, 0:USB</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_9, 1, DEEP, UP_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EN_I2CPM_EXT_1V8 - Connected to OE pin of I2C Re-driver.</span><br><span style="color: hsl(120, 100%, 40%);">+ * Allow/Disallow I2C signal to pass through to SMARC Connector.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_10, 1, DEEP, UP_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EN_SMB_EXT_1V8 - Connected to OE pin of I2C Re-driver.</span><br><span style="color: hsl(120, 100%, 40%);">+ * Allow/Disallow SMBUS signal to pass through to SMARC Connector.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_11, 0, DEEP, UP_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* BOOT_SEL2_1V8# - Three Module pins allow the Carrier board user to</span><br><span style="color: hsl(120, 100%, 40%);">+ * select from eight possible boot devices.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_12, UP_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* BOOT_SEL1_1V8# - BOOT_SEL pins shall be weakly pulled up on the</span><br><span style="color: hsl(120, 100%, 40%);">+ * Module and the pin states decoded by Module logic.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_13, UP_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* BOOT_SEL0_1V8# - For details refer to</span><br><span style="color: hsl(120, 100%, 40%);">+ * SMARC_Hardware_Specification_V200.pdf page 38 chapter 4.17 Boot</span><br><span style="color: hsl(120, 100%, 40%);">+ * Select</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_14, UP_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* GPIO_CPLD_TCK_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_15, 0, DEEP, DN_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* GPIO_CPLD_TMS_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_16, 0, DEEP, DN_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* GPIO_CPLD_TDI_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_17, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* GPIO_CPLD_TDO_1V8 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_18, 0, DEEP, DN_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PM_TEST_1V8# connect to the SMARC Connector TEST# pin.</span><br><span style="color: hsl(120, 100%, 40%);">+ * Held low by Carrier to invoke Module vendor specific test function.</span><br><span style="color: hsl(120, 100%, 40%);">+ * Pulled up on Module. Driven by OD part on Carrier.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_19, UP_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* MCERR_1V8 - ICT Test Point */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_20, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* IERR_1V8 - ICT Test Point */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_21, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SLEEP_CPU_1V8# - Connect to the SMARC Connector SLEEP# pin.</span><br><span style="color: hsl(120, 100%, 40%);">+ * Sleep indicator from Carrier board. May be sourced from user Sleep</span><br><span style="color: hsl(120, 100%, 40%);">+ * button or Carrier logic. Carrier to float the line in in-active</span><br><span style="color: hsl(120, 100%, 40%);">+ * state. Active low, level sensitive. Should be de-bounced on the</span><br><span style="color: hsl(120, 100%, 40%);">+ * Module. Pulled up on Module. Driven by Open Drain (OD) part on</span><br><span style="color: hsl(120, 100%, 40%);">+ * Carrier.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_SCI_IOS(GPIO_22, UP_20K, DEEP, EDGE_SINGLE, INVERT, TxDRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LID_CPU_1V8# - Connect to the SMARC Connector LID# pin.</span><br><span style="color: hsl(120, 100%, 40%);">+ * Lid open/close indication to Module. Low indicates lid closure</span><br><span style="color: hsl(120, 100%, 40%);">+ * (which system may use to initiate a sleep state). Carrier to float</span><br><span style="color: hsl(120, 100%, 40%);">+ * the line in in-active state. Active low, level sensitive. Should be</span><br><span style="color: hsl(120, 100%, 40%);">+ * de-bounced on the Module Pulled up on Module. Driven by OD part on</span><br><span style="color: hsl(120, 100%, 40%);">+ * Carrier.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_SCI_IOS(GPIO_23, UP_20K, DEEP, EDGE_BOTH, INVERT, TxDRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* WDT_IRQ1_1V8# (NMI) - Trigger by CPLD Watchdog module when enabled</span><br><span style="color: hsl(120, 100%, 40%);">+ * and timeout.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_NMI(GPIO_24, UP_20K, DEEP, LEVEL, INVERT),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* WDT_IRQ0_1V8# (SCI) - Refer to Kontron_CPLD.pdf Chapter 6 Watchdog</span><br><span style="color: hsl(120, 100%, 40%);">+ * Module Description, for how to use it.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_SCI(GPIO_25, UP_20K, DEEP, LEVEL, INVERT),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SATA_LED# - Connect to the SMARC Connector SATA_ACT# pin.</span><br><span style="color: hsl(120, 100%, 40%);">+ * Active low SATA activity indicator. If implemented, shall be able to</span><br><span style="color: hsl(120, 100%, 40%);">+ * sink 24mA or more Carrier LED current.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF(GPIO_26, DN_20K, DEEP, NF5),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SMB_ALERT_GPIO# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_27, UP_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* GPIO_28_DEBUG - Connect to HOOK5 (ClkOut#) pin of XDP connector */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_28, 1, DEEP, UP_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* GPIO_29_DEBUG - Connect to HOOK4 (ClkOut) pin of XDP connector */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_29, 0, DEEP, DN_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_30, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_GPIO_1_1V8 (DNI) - Connect to CPLD PIN_K6 (Unused in CPLD) */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_31, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_GPIO_2_1V8 (DNI) - Connect to CPLD PIN_J6 (Unused in CPLD) */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_32, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_33, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_34 (int. PD) */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_34, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_35 (int. PD) */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_35, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_36 (int. PD) */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_36, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_37, 0, DEEP, DN_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* GPIO_VALID (CPLD=gpio_valid/pi_gpio_en)- This pin Enable the CPLD</span><br><span style="color: hsl(120, 100%, 40%);">+ * GPIO to the SMARC Connector.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_62, 1, DEEP, UP_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LVDS_ENABLE_1V8# connect to PTN3460 DP to LVDS converter chip. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_63, 0, DEEP, DN_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_64, DN_20K, DEEP, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_65, DN_20K, DEEP, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CAM_CS0_CS1_SEL - Serial Cameras interfaces Select - to select</span><br><span style="color: hsl(120, 100%, 40%);">+ * between the two MIPI CSI camera interfaces on the SMARC connector. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_GPIO_DRIVER(GPIO_66, 0, DEEP, DN_20K),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* MCSI0_RST_1V8# - Reset the MIPI CSI camera interfaces 0 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_IOSSTATE_IOSTERM(GPIO_67, 0, DEEP, DN_20K, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* MCSI1_RST_1V8# - Reset the MIPI CSI camera interfaces 1 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_IOSSTATE_IOSTERM(GPIO_68, 0, DEEP, DN_20K, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* MCSI0_PWR_1V8# - Power for the MIPI CSI camera interfaces 0 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_IOSSTATE_IOSTERM(GPIO_69, 0, DEEP, DN_20K, Tx1RxDCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* MCSI1_PWR_1V8# - Power for the MIPI CSI camera interfaces 1 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_IOSSTATE_IOSTERM(GPIO_70, 0, DEEP, DN_20K, Tx1RxDCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_IOSSTATE_IOSTERM(GPIO_71, 0, DEEP, DN_20K, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_IOSSTATE_IOSTERM(GPIO_72, 0, DEEP, DN_20K, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPO_IOSSTATE_IOSTERM(GPIO_73, 0, DEEP, DN_20K, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* JTAG_TCK to XDP Header TCK0 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(TCK, DN_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* JTAG_TRST# to XDP Header TRST# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(TRST_B, DN_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* JTAG_TMS to XDP Header TMS */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(TMS, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* JTAG_TDI to XDP Header TDI */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(TDI, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(CX_PMODE, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* TAG_PREQ# to XDP Header OBSFN_A0 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(CX_PREQ_B, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(JTAGX, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* JTAG_PRDY# to XDP Header OBSFN_A1 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(CX_PRDY_B, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* JTAG_TDO to XDP Header TDO */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(TDO, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(CNV_BRI_DT, DN_20K, DEEP, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* PM_FORCE_RECOV_1V8# from SMARC Connector FORCE_RECOV#.</span><br><span style="color: hsl(120, 100%, 40%);">+ * A low on the Module FORCE_RECOV# pin may invoke the SOC native Force</span><br><span style="color: hsl(120, 100%, 40%);">+ * Recovery mode.</span><br><span style="color: hsl(120, 100%, 40%);">+ * For x86 systems this signal may be used to load BIOS defaults.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(CNV_BRI_RSP, UP_20K, DEEP, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(CNV_RGI_DT, DN_20K, DEEP, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* EMMC_RST# to EMMC IC's RST# pin */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(CNV_RGI_RSP, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SVID0_ALERT# - Connect to the SVID VR chip. */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(SVID0_ALERT_B, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SVID0_DATA */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(SVID0_DATA, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SVID0_CLK */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(SVID0_CLK, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+};</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+const struct pad_config *variant_gpio_table(size_t *num)</span><br><span style="color: hsl(120, 100%, 40%);">+{</span><br><span style="color: hsl(120, 100%, 40%);">+ *num = ARRAY_SIZE(gpio_table);</span><br><span style="color: hsl(120, 100%, 40%);">+ return gpio_table;</span><br><span style="color: hsl(120, 100%, 40%);">+}</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+/* GPIOs needed prior to ramstage. */</span><br><span style="color: hsl(120, 100%, 40%);">+static const struct pad_config early_gpio_table[] = {</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_0, DN_20K, DEEP, NF1, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* OBSDATA_A0 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_1, DN_20K, DEEP, NF1, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* OBSDATA_A1 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_2, DN_20K, DEEP, NF1, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* OBSDATA_A2 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_3, DN_20K, DEEP, NF1, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* OBSDATA_A3 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_4, DN_20K, DEEP, NF1, HIZCRx0, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_38, UP_20K, DEEP, NF1, HIZCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_39 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_39, DN_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* STRAP_GPIO_40 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_40, DN_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Not connected */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_41, UP_20K, DEEP, NF1, HIZCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_UART1_RX to SMARC Connector SER0_RX */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_42, UP_20K, DEEP, NF1, HIZCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_UART1_TX to SMARC Connector SER0_TX */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_43, DN_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_UART1_RTS_1V8# to SMARC Connector SER0_RTS# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_44, UP_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_UART1_CTS_1V8# to SMARC Connector SER0_CTS# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_45, UP_20K, DEEP, NF1, HIZCRx0,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_UART2_RX_1V8 to SMARC Connector SER2_RX */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_46, UP_20K, DEEP, NF1, HIZCRx1,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_UART2_TX_1V8 to SMARC Connector SER2_TX */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_47, DN_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_UART2_RTS_1V8# to SMARC Connector SER2_RTS# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_48, DN_20K, DEEP, NF1, TxLASTRxE,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_UART2_CTS_1V8# to SMARC Connector SER2_CTS# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(GPIO_49, UP_20K, DEEP, NF1, HIZCRx0,</span><br><span style="color: hsl(120, 100%, 40%);">+ DISPUPD),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Board ID - GPIO_223 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(PMIC_RESET_B, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Board ID - GPIO_213 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(GPIO_213, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* Board ID - GPIO_224 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPI_GPIO_DRIVER(PMIC_STDBY, DN_20K, DEEP),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_GPIO_137 - Kontron config : 0:ECC, 1:no ECC (default) */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_137, UP_20K, DEEP, Tx0RxDCRx0, ENPU),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_GPIO_138 - Kontron config - RAM Type BIT0 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_138, UP_20K, DEEP, Tx0RxDCRx0, ENPU),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CPU_GPIO_139 - Kontron config - RAM Type BIT1 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_139, UP_20K, DEEP, Tx0RxDCRx0, ENPU),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SMB_ALERT_CPU# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(SMB_ALERTB, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SMB_CLK_S5 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(SMB_CLK, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* SMB_DATA_S5 */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(SMB_DATA, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LPC_SERIRQ_CPU */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(LPC_ILB_SERIRQ, UP_20K, DEEP, NF1, MASK,</span><br><span style="color: hsl(120, 100%, 40%);">+ SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CLK_25M_LPC_TPM_CPU */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(LPC_CLKOUT0, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* CLK_25M_LPC_CPLD_CPU */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(LPC_CLKOUT1, NONE, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LPC_AD0_CPU */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(LPC_AD0, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LPC_AD1_CPU */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(LPC_AD1, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LPC_AD2_CPU */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(LPC_AD2, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LPC_AD3_CPU */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(LPC_AD3, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LPC_CLKRUN# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(LPC_CLKRUNB, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+ /* LPC_FRAME_CPU# */</span><br><span style="color: hsl(120, 100%, 40%);">+ PAD_CFG_NF_IOSSTATE_IOSTERM(LPC_FRAMEB, UP_20K, DEEP, NF1, MASK, SAME),</span><br><span style="color: hsl(120, 100%, 40%);">+};</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+const struct pad_config *variant_early_gpio_table(size_t *num)</span><br><span style="color: hsl(120, 100%, 40%);">+{</span><br><span style="color: hsl(120, 100%, 40%);">+ *num = ARRAY_SIZE(early_gpio_table);</span><br><span style="color: hsl(120, 100%, 40%);">+ return early_gpio_table;</span><br><span style="color: hsl(120, 100%, 40%);">+}</span><br><span></span><br></pre><p>To view, visit <a href="https://review.coreboot.org/29318">change 29318</a>. To unsubscribe, or for help writing mail filters, visit <a href="https://review.coreboot.org/settings">settings</a>.</p><div itemscope itemtype="http://schema.org/EmailMessage"><div itemscope itemprop="action" itemtype="http://schema.org/ViewAction"><link itemprop="url" href="https://review.coreboot.org/29318"/><meta itemprop="name" content="View Change"/></div></div>
<div style="display:none"> Gerrit-Project: coreboot </div>
<div style="display:none"> Gerrit-Branch: master </div>
<div style="display:none"> Gerrit-MessageType: newchange </div>
<div style="display:none"> Gerrit-Change-Id: I16387358d6c6fa15efd16f7ba7f6b89740477e9d </div>
<div style="display:none"> Gerrit-Change-Number: 29318 </div>
<div style="display:none"> Gerrit-PatchSet: 1 </div>
<div style="display:none"> Gerrit-Owner: Mario Scheithauer <mario.scheithauer@siemens.com> </div>