<p>Zhuohao Lee has uploaded this change for <strong>review</strong>.</p><p><a href="https://review.coreboot.org/27806">View Change</a></p><pre style="font-family: monospace,monospace; white-space: pre-wrap;">mb/google/poppy/variants/rammus: add memory configuration<br><br>Add memory configuration based on the proto board schematics<br><br>BUG=b:111579386<br>BRANCH=Master<br>TEST=Build pass<br><br>Change-Id: I45efdc7893b5bcbca0de6e932e1452cc1a2ff028<br>Signed-off-by: Zhuohao Lee <zhuohao@chromium.org><br>---<br>M src/mainboard/google/poppy/variants/rammus/Makefile.inc<br>A src/mainboard/google/poppy/variants/rammus/memory.c<br>2 files changed, 52 insertions(+), 0 deletions(-)<br><br></pre><pre style="font-family: monospace,monospace; white-space: pre-wrap;">git pull ssh://review.coreboot.org:29418/coreboot refs/changes/06/27806/1</pre><pre style="font-family: monospace,monospace; white-space: pre-wrap;"><span>diff --git a/src/mainboard/google/poppy/variants/rammus/Makefile.inc b/src/mainboard/google/poppy/variants/rammus/Makefile.inc</span><br><span>index 98464af..edfacea 100644</span><br><span>--- a/src/mainboard/google/poppy/variants/rammus/Makefile.inc</span><br><span>+++ b/src/mainboard/google/poppy/variants/rammus/Makefile.inc</span><br><span>@@ -1,2 +1,5 @@</span><br><span> SPD_SOURCES = empty # 0b0000</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+romstage-y += memory.c</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span> ramstage-y += nhlt.c</span><br><span>diff --git a/src/mainboard/google/poppy/variants/rammus/memory.c b/src/mainboard/google/poppy/variants/rammus/memory.c</span><br><span>new file mode 100644</span><br><span>index 0000000..92e66bd</span><br><span>--- /dev/null</span><br><span>+++ b/src/mainboard/google/poppy/variants/rammus/memory.c</span><br><span>@@ -0,0 +1,49 @@</span><br><span style="color: hsl(120, 100%, 40%);">+/*</span><br><span style="color: hsl(120, 100%, 40%);">+ * This file is part of the coreboot project.</span><br><span style="color: hsl(120, 100%, 40%);">+ *</span><br><span style="color: hsl(120, 100%, 40%);">+ * Copyright 2018 Google Inc.</span><br><span style="color: hsl(120, 100%, 40%);">+ *</span><br><span style="color: hsl(120, 100%, 40%);">+ * This program is free software; you can redistribute it and/or modify</span><br><span style="color: hsl(120, 100%, 40%);">+ * it under the terms of the GNU General Public License as published by</span><br><span style="color: hsl(120, 100%, 40%);">+ * the Free Software Foundation; version 2 of the License.</span><br><span style="color: hsl(120, 100%, 40%);">+ *</span><br><span style="color: hsl(120, 100%, 40%);">+ * This program is distributed in the hope that it will be useful,</span><br><span style="color: hsl(120, 100%, 40%);">+ * but WITHOUT ANY WARRANTY; without even the implied warranty of</span><br><span style="color: hsl(120, 100%, 40%);">+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span><br><span style="color: hsl(120, 100%, 40%);">+ * GNU General Public License for more details.</span><br><span style="color: hsl(120, 100%, 40%);">+ */</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+#include <baseboard/variants.h></span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+/* DQ byte map */</span><br><span style="color: hsl(120, 100%, 40%);">+static const u8 dq_map[][12] = {</span><br><span style="color: hsl(120, 100%, 40%);">+ { 0x0F, 0xF0, 0x00, 0xF0, 0x0F, 0xF0,</span><br><span style="color: hsl(120, 100%, 40%);">+ 0x0F, 0x00, 0xFF, 0x00, 0xFF, 0x00 },</span><br><span style="color: hsl(120, 100%, 40%);">+ { 0x33, 0xCC, 0x00, 0xCC, 0x33, 0xCC,</span><br><span style="color: hsl(120, 100%, 40%);">+ 0x33, 0x00, 0xFF, 0x00, 0xFF, 0x00 }</span><br><span style="color: hsl(120, 100%, 40%);">+};</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+/* DQS CPU<>DRAM map */</span><br><span style="color: hsl(120, 100%, 40%);">+static const u8 dqs_map[][8] = {</span><br><span style="color: hsl(120, 100%, 40%);">+ { 0, 1, 3, 2, 4, 5, 6, 7 },</span><br><span style="color: hsl(120, 100%, 40%);">+ { 1, 0, 4, 5, 2, 3, 6, 7 },</span><br><span style="color: hsl(120, 100%, 40%);">+};</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+/* Rcomp resistor */</span><br><span style="color: hsl(120, 100%, 40%);">+static const u16 rcomp_resistor[] = { 200, 81, 162 };</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+/* Rcomp target */</span><br><span style="color: hsl(120, 100%, 40%);">+static const u16 rcomp_target[] = { 100, 40, 40, 23, 40 };</span><br><span style="color: hsl(120, 100%, 40%);">+</span><br><span style="color: hsl(120, 100%, 40%);">+void variant_memory_params(struct memory_params *p)</span><br><span style="color: hsl(120, 100%, 40%);">+{</span><br><span style="color: hsl(120, 100%, 40%);">+ p->type = MEMORY_LPDDR3;</span><br><span style="color: hsl(120, 100%, 40%);">+ p->dq_map = dq_map;</span><br><span style="color: hsl(120, 100%, 40%);">+ p->dq_map_size = sizeof(dq_map);</span><br><span style="color: hsl(120, 100%, 40%);">+ p->dqs_map = dqs_map;</span><br><span style="color: hsl(120, 100%, 40%);">+ p->dqs_map_size = sizeof(dqs_map);</span><br><span style="color: hsl(120, 100%, 40%);">+ p->rcomp_resistor = rcomp_resistor;</span><br><span style="color: hsl(120, 100%, 40%);">+ p->rcomp_resistor_size = sizeof(rcomp_resistor);</span><br><span style="color: hsl(120, 100%, 40%);">+ p->rcomp_target = rcomp_target;</span><br><span style="color: hsl(120, 100%, 40%);">+ p->rcomp_target_size = sizeof(rcomp_target);</span><br><span style="color: hsl(120, 100%, 40%);">+}</span><br><span></span><br></pre><p>To view, visit <a href="https://review.coreboot.org/27806">change 27806</a>. To unsubscribe, or for help writing mail filters, visit <a href="https://review.coreboot.org/settings">settings</a>.</p><div itemscope itemtype="http://schema.org/EmailMessage"><div itemscope itemprop="action" itemtype="http://schema.org/ViewAction"><link itemprop="url" href="https://review.coreboot.org/27806"/><meta itemprop="name" content="View Change"/></div></div>
<div style="display:none"> Gerrit-Project: coreboot </div>
<div style="display:none"> Gerrit-Branch: master </div>
<div style="display:none"> Gerrit-MessageType: newchange </div>
<div style="display:none"> Gerrit-Change-Id: I45efdc7893b5bcbca0de6e932e1452cc1a2ff028 </div>
<div style="display:none"> Gerrit-Change-Number: 27806 </div>
<div style="display:none"> Gerrit-PatchSet: 1 </div>
<div style="display:none"> Gerrit-Owner: Zhuohao Lee <zhuohao@chromium.org> </div>