<p>Elyes HAOUAS has uploaded this change for <strong>review</strong>.</p><p><a href="https://review.coreboot.org/26609">View Change</a></p><pre style="font-family: monospace,monospace; white-space: pre-wrap;">mb/asrock: Get rid of whitespace before tab<br><br>Change-Id: Ie1e319375ab0f5565805557b15e0bf821dfb223e<br>Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr><br>---<br>M src/mainboard/asrock/939a785gmh/devicetree.cb<br>M src/mainboard/asrock/e350m1/acpi/gpe.asl<br>M src/mainboard/asrock/e350m1/acpi/sleep.asl<br>M src/mainboard/asrock/e350m1/acpi/usb_oc.asl<br>M src/mainboard/asrock/imb-a180/acpi/gpe.asl<br>M src/mainboard/asrock/imb-a180/dsdt.asl<br>6 files changed, 8 insertions(+), 8 deletions(-)<br><br></pre><pre style="font-family: monospace,monospace; white-space: pre-wrap;">git pull ssh://review.coreboot.org:29418/coreboot refs/changes/09/26609/1</pre><pre style="font-family: monospace,monospace; white-space: pre-wrap;"><span>diff --git a/src/mainboard/asrock/939a785gmh/devicetree.cb b/src/mainboard/asrock/939a785gmh/devicetree.cb</span><br><span>index 8b40b9f..7e0e621 100644</span><br><span>--- a/src/mainboard/asrock/939a785gmh/devicetree.cb</span><br><span>+++ b/src/mainboard/asrock/939a785gmh/devicetree.cb</span><br><span>@@ -20,7 +20,7 @@</span><br><span> chip northbridge/amd/amdk8</span><br><span> device pci 18.0 on # southbridge</span><br><span> chip southbridge/amd/rs780</span><br><span style="color: hsl(0, 100%, 40%);">- device pci 0.0 on end # HT 0x9600</span><br><span style="color: hsl(120, 100%, 40%);">+ device pci 0.0 on end # HT 0x9600</span><br><span> device pci 1.0 on end # Internal Graphics P2P bridge 0x9602</span><br><span> device pci 2.0 on end # PCIE P2P bridge 16x slot</span><br><span> device pci 3.0 off end # used in dual slot config</span><br><span>@@ -50,7 +50,7 @@</span><br><span> device pci 13.0 on end # USB</span><br><span> device pci 13.1 on end # USB</span><br><span> device pci 13.2 on end # USB</span><br><span style="color: hsl(0, 100%, 40%);">- device pci 14.0 on # SM</span><br><span style="color: hsl(120, 100%, 40%);">+ device pci 14.0 on # SM</span><br><span> chip drivers/generic/generic #dimm 0-0-0</span><br><span> device i2c 50 on end</span><br><span> end</span><br><span>diff --git a/src/mainboard/asrock/e350m1/acpi/gpe.asl b/src/mainboard/asrock/e350m1/acpi/gpe.asl</span><br><span>index 153c2ed..0ba8899 100644</span><br><span>--- a/src/mainboard/asrock/e350m1/acpi/gpe.asl</span><br><span>+++ b/src/mainboard/asrock/e350m1/acpi/gpe.asl</span><br><span>@@ -73,7 +73,7 @@</span><br><span> Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */</span><br><span> }</span><br><span> </span><br><span style="color: hsl(0, 100%, 40%);">-} /* End Scope GPE */</span><br><span style="color: hsl(120, 100%, 40%);">+} /* End Scope GPE */</span><br><span> </span><br><span> /* Contains the GPEs for USB overcurrent */</span><br><span> #include "usb_oc.asl"</span><br><span>diff --git a/src/mainboard/asrock/e350m1/acpi/sleep.asl b/src/mainboard/asrock/e350m1/acpi/sleep.asl</span><br><span>index d7cf365..ec38a8a 100644</span><br><span>--- a/src/mainboard/asrock/e350m1/acpi/sleep.asl</span><br><span>+++ b/src/mainboard/asrock/e350m1/acpi/sleep.asl</span><br><span>@@ -49,7 +49,7 @@</span><br><span> </span><br><span> /* On older chips, clear PciExpWakeDisEn */</span><br><span> /*if (LLessEqual(\_SB.SBRI, 0x13)) {</span><br><span style="color: hsl(0, 100%, 40%);">- * Store(0,\_SB.PWDE)</span><br><span style="color: hsl(120, 100%, 40%);">+ * Store(0,\_SB.PWDE)</span><br><span> *}</span><br><span> */</span><br><span> </span><br><span>diff --git a/src/mainboard/asrock/e350m1/acpi/usb_oc.asl b/src/mainboard/asrock/e350m1/acpi/usb_oc.asl</span><br><span>index 5a16317..6e9c701 100644</span><br><span>--- a/src/mainboard/asrock/e350m1/acpi/usb_oc.asl</span><br><span>+++ b/src/mainboard/asrock/e350m1/acpi/usb_oc.asl</span><br><span>@@ -36,7 +36,7 @@</span><br><span> </span><br><span> Method(UCOC, 0) {</span><br><span> Sleep(20)</span><br><span style="color: hsl(0, 100%, 40%);">- Store(0x13,CMTI)</span><br><span style="color: hsl(120, 100%, 40%);">+ Store(0x13,CMTI)</span><br><span> Store(0,GPSL)</span><br><span> }</span><br><span> </span><br><span>@@ -134,7 +134,7 @@</span><br><span> </span><br><span> /* USB Port 7 overcurrent uses Gpm 7 */</span><br><span> If (LLessEqual(UOM7,9)) {</span><br><span style="color: hsl(0, 100%, 40%);">- Scope (\_GPE) {</span><br><span style="color: hsl(120, 100%, 40%);">+ Scope (\_GPE) {</span><br><span> /* Method (_L1D) { */</span><br><span> Method (_L07) {</span><br><span> UCOC()</span><br><span>diff --git a/src/mainboard/asrock/imb-a180/acpi/gpe.asl b/src/mainboard/asrock/imb-a180/acpi/gpe.asl</span><br><span>index 9a84698..87b0d21 100644</span><br><span>--- a/src/mainboard/asrock/imb-a180/acpi/gpe.asl</span><br><span>+++ b/src/mainboard/asrock/imb-a180/acpi/gpe.asl</span><br><span>@@ -71,4 +71,4 @@</span><br><span> Notify(\_SB.PCI0.AZHD, 0x02) /* NOTIFY_DEVICE_WAKE */</span><br><span> Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */</span><br><span> }</span><br><span style="color: hsl(0, 100%, 40%);">-} /* End Scope GPE */</span><br><span style="color: hsl(120, 100%, 40%);">+} /* End Scope GPE */</span><br><span>diff --git a/src/mainboard/asrock/imb-a180/dsdt.asl b/src/mainboard/asrock/imb-a180/dsdt.asl</span><br><span>index e709989..e2d0208 100644</span><br><span>--- a/src/mainboard/asrock/imb-a180/dsdt.asl</span><br><span>+++ b/src/mainboard/asrock/imb-a180/dsdt.asl</span><br><span>@@ -46,7 +46,7 @@</span><br><span> </span><br><span> /* System Bus */</span><br><span> Scope(\_SB) { /* Start \_SB scope */</span><br><span style="color: hsl(0, 100%, 40%);">- /* global utility methods expected within the \_SB scope */</span><br><span style="color: hsl(120, 100%, 40%);">+ /* global utility methods expected within the \_SB scope */</span><br><span> #include <arch/x86/acpi/globutil.asl></span><br><span> </span><br><span> /* Describe IRQ Routing mapping for this platform (within the \_SB scope) */</span><br><span></span><br></pre><p>To view, visit <a href="https://review.coreboot.org/26609">change 26609</a>. To unsubscribe, or for help writing mail filters, visit <a href="https://review.coreboot.org/settings">settings</a>.</p><div itemscope itemtype="http://schema.org/EmailMessage"><div itemscope itemprop="action" itemtype="http://schema.org/ViewAction"><link itemprop="url" href="https://review.coreboot.org/26609"/><meta itemprop="name" content="View Change"/></div></div>
<div style="display:none"> Gerrit-Project: coreboot </div>
<div style="display:none"> Gerrit-Branch: master </div>
<div style="display:none"> Gerrit-MessageType: newchange </div>
<div style="display:none"> Gerrit-Change-Id: Ie1e319375ab0f5565805557b15e0bf821dfb223e </div>
<div style="display:none"> Gerrit-Change-Number: 26609 </div>
<div style="display:none"> Gerrit-PatchSet: 1 </div>
<div style="display:none"> Gerrit-Owner: Elyes HAOUAS <ehaouas@noos.fr> </div>