<p>Richard Spiegel has uploaded this change for <strong>review</strong>.</p><p><a href="https://review.coreboot.org/23597">View Change</a></p><pre style="font-family: monospace,monospace; white-space: pre-wrap;">mb/amd/gardenia: Remove cmos.layout<br><br>CMOS layout is not used and can be removed. A change to Kconfig is needed in<br>order not to break the build.<br><br>BUG=b:64207749<br>TEST=Build gardenia.<br><br>Change-Id: I24a71490777b101b069175460f3715ec3ff78240<br>Signed-off-by: Richard Spiegel <richard.spiegel@silverbackltd.com><br>---<br>M src/mainboard/amd/gardenia/Kconfig<br>D src/mainboard/amd/gardenia/cmos.layout<br>2 files changed, 0 insertions(+), 102 deletions(-)<br><br></pre><pre style="font-family: monospace,monospace; white-space: pre-wrap;">git pull ssh://review.coreboot.org:29418/coreboot refs/changes/97/23597/1</pre><pre style="font-family: monospace,monospace; white-space: pre-wrap;"><span>diff --git a/src/mainboard/amd/gardenia/Kconfig b/src/mainboard/amd/gardenia/Kconfig</span><br><span>index 58d952b..5d74768 100644</span><br><span>--- a/src/mainboard/amd/gardenia/Kconfig</span><br><span>+++ b/src/mainboard/amd/gardenia/Kconfig</span><br><span>@@ -18,7 +18,6 @@</span><br><span> config BOARD_SPECIFIC_OPTIONS # dummy</span><br><span> def_bool y</span><br><span> select SOC_AMD_STONEYRIDGE_FP4</span><br><span style="color: hsl(0, 100%, 40%);">- select HAVE_OPTION_TABLE</span><br><span> select HAVE_PIRQ_TABLE</span><br><span> select HAVE_MP_TABLE</span><br><span> select HAVE_ACPI_TABLES</span><br><span>diff --git a/src/mainboard/amd/gardenia/cmos.layout b/src/mainboard/amd/gardenia/cmos.layout</span><br><span>deleted file mode 100644</span><br><span>index 49878e2..0000000</span><br><span>--- a/src/mainboard/amd/gardenia/cmos.layout</span><br><span>+++ /dev/null</span><br><span>@@ -1,101 +0,0 @@</span><br><span style="color: hsl(0, 100%, 40%);">-#*****************************************************************************</span><br><span style="color: hsl(0, 100%, 40%);">-#</span><br><span style="color: hsl(0, 100%, 40%);">-# This file is part of the coreboot project.</span><br><span style="color: hsl(0, 100%, 40%);">-#</span><br><span style="color: hsl(0, 100%, 40%);">-# Copyright (C) 2015 Advanced Micro Devices, Inc.</span><br><span style="color: hsl(0, 100%, 40%);">-#</span><br><span style="color: hsl(0, 100%, 40%);">-# This program is free software; you can redistribute it and/or modify</span><br><span style="color: hsl(0, 100%, 40%);">-# it under the terms of the GNU General Public License as published by</span><br><span style="color: hsl(0, 100%, 40%);">-# the Free Software Foundation; version 2 of the License.</span><br><span style="color: hsl(0, 100%, 40%);">-#</span><br><span style="color: hsl(0, 100%, 40%);">-# This program is distributed in the hope that it will be useful,</span><br><span style="color: hsl(0, 100%, 40%);">-# but WITHOUT ANY WARRANTY; without even the implied warranty of</span><br><span style="color: hsl(0, 100%, 40%);">-# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span><br><span style="color: hsl(0, 100%, 40%);">-# GNU General Public License for more details.</span><br><span style="color: hsl(0, 100%, 40%);">-#*****************************************************************************</span><br><span style="color: hsl(0, 100%, 40%);">-</span><br><span style="color: hsl(0, 100%, 40%);">-entries</span><br><span style="color: hsl(0, 100%, 40%);">-</span><br><span style="color: hsl(0, 100%, 40%);">-#start-bit length config config-ID name</span><br><span style="color: hsl(0, 100%, 40%);">-#0 8 r 0 seconds</span><br><span style="color: hsl(0, 100%, 40%);">-#8 8 r 0 alarm_seconds</span><br><span style="color: hsl(0, 100%, 40%);">-#16 8 r 0 minutes</span><br><span style="color: hsl(0, 100%, 40%);">-#24 8 r 0 alarm_minutes</span><br><span style="color: hsl(0, 100%, 40%);">-#32 8 r 0 hours</span><br><span style="color: hsl(0, 100%, 40%);">-#40 8 r 0 alarm_hours</span><br><span style="color: hsl(0, 100%, 40%);">-#48 8 r 0 day_of_week</span><br><span style="color: hsl(0, 100%, 40%);">-#56 8 r 0 day_of_month</span><br><span style="color: hsl(0, 100%, 40%);">-#64 8 r 0 month</span><br><span style="color: hsl(0, 100%, 40%);">-#72 8 r 0 year</span><br><span style="color: hsl(0, 100%, 40%);">-#80 4 r 0 rate_select</span><br><span style="color: hsl(0, 100%, 40%);">-#84 3 r 0 REF_Clock</span><br><span style="color: hsl(0, 100%, 40%);">-#87 1 r 0 UIP</span><br><span style="color: hsl(0, 100%, 40%);">-#88 1 r 0 auto_switch_DST</span><br><span style="color: hsl(0, 100%, 40%);">-#89 1 r 0 24_hour_mode</span><br><span style="color: hsl(0, 100%, 40%);">-#90 1 r 0 binary_values_enable</span><br><span style="color: hsl(0, 100%, 40%);">-#91 1 r 0 square-wave_out_enable</span><br><span style="color: hsl(0, 100%, 40%);">-#92 1 r 0 update_finished_enable</span><br><span style="color: hsl(0, 100%, 40%);">-#93 1 r 0 alarm_interrupt_enable</span><br><span style="color: hsl(0, 100%, 40%);">-#94 1 r 0 periodic_interrupt_enable</span><br><span style="color: hsl(0, 100%, 40%);">-#95 1 r 0 disable_clock_updates</span><br><span style="color: hsl(0, 100%, 40%);">-#96 288 r 0 temporary_filler</span><br><span style="color: hsl(0, 100%, 40%);">-0 384 r 0 reserved_memory</span><br><span style="color: hsl(0, 100%, 40%);">-384 1 e 4 boot_option</span><br><span style="color: hsl(0, 100%, 40%);">-386 1 e 1 ECC_memory</span><br><span style="color: hsl(0, 100%, 40%);">-388 4 h 0 reboot_counter</span><br><span style="color: hsl(0, 100%, 40%);">-#392 3 r 0 unused</span><br><span style="color: hsl(0, 100%, 40%);">-395 1 e 1 hw_scrubber</span><br><span style="color: hsl(0, 100%, 40%);">-396 1 e 1 interleave_chip_selects</span><br><span style="color: hsl(0, 100%, 40%);">-397 2 e 8 max_mem_clock</span><br><span style="color: hsl(0, 100%, 40%);">-399 1 e 2 multi_core</span><br><span style="color: hsl(0, 100%, 40%);">-400 1 e 1 power_on_after_fail</span><br><span style="color: hsl(0, 100%, 40%);">-412 4 e 6 debug_level</span><br><span style="color: hsl(0, 100%, 40%);">-416 4 e 7 boot_first</span><br><span style="color: hsl(0, 100%, 40%);">-420 4 e 7 boot_second</span><br><span style="color: hsl(0, 100%, 40%);">-424 4 e 7 boot_third</span><br><span style="color: hsl(0, 100%, 40%);">-428 4 h 0 boot_index</span><br><span style="color: hsl(0, 100%, 40%);">-432 8 h 0 boot_countdown</span><br><span style="color: hsl(0, 100%, 40%);">-440 4 e 9 slow_cpu</span><br><span style="color: hsl(0, 100%, 40%);">-444 1 e 1 nmi</span><br><span style="color: hsl(0, 100%, 40%);">-445 1 e 1 iommu</span><br><span style="color: hsl(0, 100%, 40%);">-728 256 h 0 user_data</span><br><span style="color: hsl(0, 100%, 40%);">-984 16 h 0 check_sum</span><br><span style="color: hsl(0, 100%, 40%);">-# Reserve the extended AMD configuration registers</span><br><span style="color: hsl(0, 100%, 40%);">-1000 24 r 0 amd_reserved</span><br><span style="color: hsl(0, 100%, 40%);">-</span><br><span style="color: hsl(0, 100%, 40%);">-enumerations</span><br><span style="color: hsl(0, 100%, 40%);">-</span><br><span style="color: hsl(0, 100%, 40%);">-#ID value text</span><br><span style="color: hsl(0, 100%, 40%);">-1 0 Disable</span><br><span style="color: hsl(0, 100%, 40%);">-1 1 Enable</span><br><span style="color: hsl(0, 100%, 40%);">-2 0 Enable</span><br><span style="color: hsl(0, 100%, 40%);">-2 1 Disable</span><br><span style="color: hsl(0, 100%, 40%);">-4 0 Fallback</span><br><span style="color: hsl(0, 100%, 40%);">-4 1 Normal</span><br><span style="color: hsl(0, 100%, 40%);">-6 5 Notice</span><br><span style="color: hsl(0, 100%, 40%);">-6 6 Info</span><br><span style="color: hsl(0, 100%, 40%);">-6 7 Debug</span><br><span style="color: hsl(0, 100%, 40%);">-6 8 Spew</span><br><span style="color: hsl(0, 100%, 40%);">-7 0 Network</span><br><span style="color: hsl(0, 100%, 40%);">-7 1 HDD</span><br><span style="color: hsl(0, 100%, 40%);">-7 2 Floppy</span><br><span style="color: hsl(0, 100%, 40%);">-7 8 Fallback_Network</span><br><span style="color: hsl(0, 100%, 40%);">-7 9 Fallback_HDD</span><br><span style="color: hsl(0, 100%, 40%);">-7 10 Fallback_Floppy</span><br><span style="color: hsl(0, 100%, 40%);">-#7 3 ROM</span><br><span style="color: hsl(0, 100%, 40%);">-8 0 400Mhz</span><br><span style="color: hsl(0, 100%, 40%);">-8 1 333Mhz</span><br><span style="color: hsl(0, 100%, 40%);">-8 2 266Mhz</span><br><span style="color: hsl(0, 100%, 40%);">-8 3 200Mhz</span><br><span style="color: hsl(0, 100%, 40%);">-9 0 off</span><br><span style="color: hsl(0, 100%, 40%);">-9 1 87.5%</span><br><span style="color: hsl(0, 100%, 40%);">-9 2 75.0%</span><br><span style="color: hsl(0, 100%, 40%);">-9 3 62.5%</span><br><span style="color: hsl(0, 100%, 40%);">-9 4 50.0%</span><br><span style="color: hsl(0, 100%, 40%);">-9 5 37.5%</span><br><span style="color: hsl(0, 100%, 40%);">-9 6 25.0%</span><br><span style="color: hsl(0, 100%, 40%);">-9 7 12.5%</span><br><span style="color: hsl(0, 100%, 40%);">-</span><br><span style="color: hsl(0, 100%, 40%);">-checksums</span><br><span style="color: hsl(0, 100%, 40%);">-</span><br><span style="color: hsl(0, 100%, 40%);">-checksum 392 983 984</span><br><span></span><br></pre><p>To view, visit <a href="https://review.coreboot.org/23597">change 23597</a>. To unsubscribe, or for help writing mail filters, visit <a href="https://review.coreboot.org/settings">settings</a>.</p><div itemscope itemtype="http://schema.org/EmailMessage"><div itemscope itemprop="action" itemtype="http://schema.org/ViewAction"><link itemprop="url" href="https://review.coreboot.org/23597"/><meta itemprop="name" content="View Change"/></div></div>
<div style="display:none"> Gerrit-Project: coreboot </div>
<div style="display:none"> Gerrit-Branch: master </div>
<div style="display:none"> Gerrit-MessageType: newchange </div>
<div style="display:none"> Gerrit-Change-Id: I24a71490777b101b069175460f3715ec3ff78240 </div>
<div style="display:none"> Gerrit-Change-Number: 23597 </div>
<div style="display:none"> Gerrit-PatchSet: 1 </div>
<div style="display:none"> Gerrit-Owner: Richard Spiegel <richard.spiegel@silverbackltd.com> </div>